

Web Images Videos Maps News Shopping Gmail more ▾ Scholar Preferences | Sign in

Google scholar

self routing irregular topology
Search | Advanced Scholar Search

Scholar Articles and patents anytime include citations Create email alert Results 1 - 10

[Efficient adaptive routing in networks of workstations with irregular topology](#) [PDF]
 F. Silia, M. Mukundan, A. Rabbani, P. Timpone ... and *Autonomic Systems* - 1997 - Springer
 ... Page 15, 60-27, W. Qiao and LM Ni, "Adaptive routing in irregular networks using cut-through ...
 28, MD Schroeder et al., "Autonet: A high-speed, self-configuring local area network using point-to-point links," Technical Report SRC research report 59, DEC - April 1990, 29 ...
 Cited by 122 - Related articles - All 6 Direct - All 6 versions

[A distributed reinforcement learning scheme for network routing](#) [PDF]
 M. Littman ... of the 1993 International Workshops on ... - 1993 - portal.acm.org.in
 ... Research Group, Bellcore, Morristown, NJ. Abstract In this paper we describe a self-adjusting algorithm ... we present an example of such an algorithm for the problem of routing packets efficiently ... in a communication network with an irregular topology and unpredictable ...
 Cited by 116 - Related articles - All 6 Direct - All 6 versions

[Improving the efficiency of adaptive routing in networks with irregular topology](#) [PDF]
 F. Silia ... - 1997 - computer.org
 ... [8] MD Schroeder et al., "Autonet: A high-speed, self-configuring local ... [9] SL Scott and G. Thorson, "The Cray T3E networks adaptive routing in a ... [10] F. Silia and J. Duato, "On the Use of Virtual Channels in Networks of Workstations with Irregular Topology," in Proceedings of ...
 Cited by 59 - Related articles - All 12 versions

[High-performance routing in networks of workstations with irregular topology](#)
 F. Silia ... - Parallel and Distributed Systems, IEEE ... - 2010 - www.ieee.org/1080-4098-2010
 ... In this paper, we propose two general methodologies for the design of adaptive routing algorithms for networks with irregular topology ... In this section, we propose two general methodologies for the design of adaptive routing algorithms for networks with irregular topology ...
 Cited by 67 - Related articles - All 11 versions

[A new methodology to compute deadlock-free routing tables for irregular networks](#)
 J. Sanchis, A. Rabbani, ... - *Newer Based Parallel Computing* - 2001 - Springer
 ... Many NOWs are arranged as a switch-based network with irregular topology, which makes routing and deadlock avoidance quite complicated. Current proposals use the up " /down " routing algorithm to remove cyclic dependencies between channels and avoid deadlock ...
 Cited by 47 - Related articles - All 9 versions

[On the use of virtual channels in networks of workstations with irregular topology](#)
 F. Silia ... - Parallel Computer Routing and Communications 1995 - Springer
 ... In order to make this paper self-contained, we briefly present the routing algorithm used in the simulations carried ... The resulting flow control protocol has been evaluated by simulation on networks with irregular topology, using the fully adaptive routing algorithm previously ...
 Cited by 25 - Related articles - All 9 versions

[Multicast on irregular switch-based networks with wormhole routing](#)
 S. Karunakar, K. Govindaraj, ... - 1997 - citeseer.ist.ac.edu
 ... Switch-based networks are typically built for supporting irregular topology. Such irregularity provides flexibility to design scalable systems with incremental expansion capability. The irregularity also makes the routing on such systems quite complicated ...
 Cited by 49 - Related articles - All 17 versions

[A distributed self spreading algorithm for mobile wireless sensor networks](#) [PDF]
 N. Herguera ... - *Wireless Communications and ...* - 2003 - www.iptes.uma.es/.../03
 ... WSN networks has been focused on issues such as the development of routing protocols and ... Our self deployment algorithm can be classified as a blanket coverage problem according to ... sensor nodes spend energy more evenly through the WSN than an irregular topology does ...

Web Images Videos Maps News Shopping Gmail more *

Scholar Preferences | Log in

Google scholar

dual address gateway

Search

Advanced Search Results

Scholar

Articles and patents

anytime

include citations

Create email alert Results 1 - 10

Method and system for dual-network address utilization

MS Borella - US Patent 6,736,219, 2004 - Google Patents

... 5B SELECT A PORTION OF THE DUAL PROTOCOL STACK FOR USE WITH Y-BIT ... Y-BIT NETWORK ADDRESS MAY INCLUDE A DNAT/RSP Y-BIT NETWORK ADDRESS 108 ADD A ... PACKET 110 TRANSMIT THE DATA PACKET TO THE VIRTUAL TUNNEL GATEWAY VIA A ...
Cited by 13 - Related articles - All 2 versionsIPv6 integration and coexistence strategies for next-generation networks

MT Tepaamia - US Patent 7,046,740, 2006 - Google Patents

... communicate with IPv4-only Web servers or dual-stack), but one drawback — well known from NAT users — is the need for dedicated application-layer gateways (ALGs) when an application payload embeds an IP address. The SOCKS-based IP4/IPv6 gateway mechanism ...
Cited by 27 - Related articles - All 2 versions

[PDF]

VGSN: a gateway approach to interconnected UMTS/WLAN networks

SI Tsao - ... - The 14th IEEE International Symposium on, 2002 - ieeeexplore.ieee.org

... (2). Users with the dual mode device subscribe a data service of one network can use ... (3). Applications use only one IP address to access Internet ... The logical entity can be either implemented as a separated node or integrated with Gateway in WLAN B1 SGSN or GGSN nodes. ...
Cited by 28 - Related articles - All 2 versions

[PDF]

Apparatus and method for providing a secure gateway for communication and data exchanges between networks

HT Igar - US Patent 5,823,801, 1998 - Google Patents

... Users can only access public services for which an application gateway has been installed on the dual homed gateway ... all communications packets that are encapsulated with a hardware destination address that matches the device address of the gateway, b) determining ...
Cited by 15 - Related articles - All 2 versionsMarketplace-the IPv6 transition

F Dunn - Internet Computing, IEEE, 2002 - ieexplore.ieee.org

... The Gt04 specification states that the 32 bits after the IPv6 prefix denote the IPv4 address of the gateway for a given network. The Gt04 scenario does present some security concerns because you usually can't set filters to block packets from unauthorized sources. Dual stack ...
Cited by 2 - Related articles - All 2 versionsRouter for which a logical network address which is not unique to the router is the gateway address in default routing table entries

SF Hrasler - US Patent Appl. 09/787,570, 2001 - Google Patents

... 6,200,154) ROUTER FOR WHICH A LOGICAL NETWORK ADDRESS WHICH IS NOT UNIQUE TO THE ROUTER IS THE GATEWAY ADDRESS IN DEFAULT ROUTING TABLE ENTRIES (76) Inventors: Scott E. Hrasler, Duluth, GA (US); George Horken Smith, Atlanta, GA (US) ...
Cited by 15 - Related articles - All 2 versionsImproving gateway performance with a routing-table cache

OC Feilmeier - Seventh Annual Joint Conference of the ... - 1985 - ieexplore.ieee.org

... Any gateway that is not directly connected to the destination must send the packet to the next gateway in the chain from source to destination, the address of this next gateway is the next-hop address. The gateway examines the ...
Cited by 72 - Related articles - All 2 versions

[PDF]

[HTML] PSIP: Address sharing with end-to-end security

MS Borella - Special Workshop on Interoperability - usipk.org

Web Images Videos Maps News Shopping Gmail more ▾

Scholar Preferences | Sign in

Google scholar

dual address switch

Search

Advanced Search

Scholar

Articles and patents

anytime

include citations

Create email alert Results 1 - 10

Address translation mechanism for a high-performance network switch

M Marzolla, T Cesario - US Patent 5,340,571, 1993 - Google Patents

... of a high performance effect forwarder performing decisions for the frame based on port switch is a ... Performance degradation may be accept a destination address as an input and deliver a port further ... ports net, store until is required (e.g. on the order in terabytes) to "dual-homed" connection ...

Cited by 260 · Related patents · All 2 versions

Alerting system with dual-address memory

T W Shattock - US Patent 4,710,481, 1978 - Google Patents

... Thus, when the page memory 32 is via line 29 by operating a momentary-contact switch interrogated, by operating the push-button 28 as ... mode which is determined by the then-existing signal gate to terminate operation of the alert signal 20 state of the dual-address memory 13 ...

Cited by 16 · Related patents · All 2 versions

Dual mode SIMD/MIMD processor providing reuse of SIMD instruction memories as data memories when operating in SIMD mode

KU Hwang, FM Gurni, JU Gwak - US Patent 5,915 - Google Patents

... 44 1993 [54] DUAL MODE SIMD/MIMD PROCESSOR PROVIDING REUSE OF SIMD INSTRUCTION MEMORIES AS DATA MEMORIES WHEN OPERATING IN SIMD MODE [75] Inventors: Nicholas K. Iing ... A crossover switch serves to establish the processor memory links. ...

Cited by 22 · Related patents · All 2 versions

ATM local area network switch with dual queues

KU Iager, A. Jozsef, JP Horowitz, H. Kozada - US Patent 5,166 - Google Patents

... REQ ADDRESS C [INPUT], 43 EXPANSION OUTPUT Page 7, US Patent 5,732,987 Mar. 24, 1998 Sheet 6 of 6 Cm - do CIO do CO Page 6. 5,732,987 1 2 ATM LOCAL AREA NETWORK SWITCH from incoming to outgoing network links. Traffic is handled WITH DUAL QUEUES ...

Cited by 21 · Related patents · All 2 versions

Alerting system with dual-address memory

T W Shattock - US Patent 4,745,624, 1979 - Google Patents

... A second operation of this switch terminates the recalled alert signal and resets the receiver into condition for receiving another calling ... NATURE OF THE INVENTION The present invention provides a paging receiver having both page memory and dual-address capabilities that ...

Cited by 13 · Related patents · All 2 versions

Dual address RAM

RM Ong, PC Eronen, P. Ong - US Patent 4,928,498, 1990 - Google Patents

... 4,928,499 1 2 claim 6 is representative of a plurality of write amplifiers - DUAL ADDRESS RAM ers ... the same memory cell in each of the several blocks will be selected for any given address - ... is connected, in parallel, to the base electrodes of a plurality of sense switch transistors 86 ...

Cited by 23 · Related patents · All 2 versions

Telephone switch dual monitors

PE Brockman, J. Ayers - US Patent 5,592,530, 1997 - Google Patents

... [54] Patent Number [45] Date of Patent 5,592,530 Jan. 7, 1997 [54] TELEPHONE SWITCH DUAL MONITORS [75] Inventors: Pierce E. Brockman, Garland, John I. Ayers, Gary S. Ruwaldt, both of Plano, all of Tex. [73] Assignee: Inet. Inc., Plano, Tex. [21] Appl. ...

Cited by 119 · Related patents · All 2 versions

Method and system for dual-network address utilization

AG Bittner - US Patent 6,710,212, 2003 - Google Patents

... networks. Dual address allocation of IPv4 and/or IPv6 network addresses is provided

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) [Sign in](#)[Scholar Preferences](#) | [Sign in](#)

Google scholar

dual address router

Search

Search Scholar Search

Method and system for dual-network address utilization

by: [Boggs](#) - US Patent 6 768 219 - 2004 - Google Patents

... More specifically, it relates to a method and system for dual network address utilization. ... Computational burdens placed on a network address translation router may be significant and degrade network performance, especially if several network address translation ...

[Cited by 20](#) - [Related articles](#) - [All 2 versions](#)

High bandwidth PCI to packet switched router bridge having minimized memory latency

by: [Miller](#) - US Patent 5 619 154 - 1997 - Google Patents

... This bit is compared against address bit 57 in selecting or clearing the buffers ... The Bridge ASIC supports a dual ring arbitration scheme, allowing PCI devices to be either read ... transfers must be broken up into quarter cache transfers (on the Switched packet router interconnect) or ...

[Cited by 50](#) - [Related articles](#) - [All 2 versions](#)

Data router backup feature

by: [Hess](#) - US Patent 5 618 616 - 1998 - Google Patents

... LANs 15 and 16 may each be the well-known Industrial Local Area Network (ILAN) and routers 10-1 and 10-2 each may be, for example, the model 7000 dual ported router available from Cisco ... Thus, port 12-1 monitors LAN 16 for a message bearing the address of router 10-1 ...

[Cited by 150](#) - [Related articles](#) - [All 2 versions](#)

Method for assigning a dual IP address to a workstation attached on an IP data transmission

by: [Wang](#)

- US Patent 6 684 243 - 2004 - Google Patents

... SERVER PEQUE STEP AUTHENTICATION AUTHORIZATION OF USER ACCESS ANSWER REQUESTING SERVER UPDATING OF HOME ROUTER UPDATING OF USER PROXY FIG. 7 Page 7 - US 6,684,243 B1 METHOD FOR ASSIGNING A DUAL IP ADDRESS TO A ...

[Cited by 15](#) - [Related articles](#) - [All 2 versions](#)

A proposal of dual Zipfian model for describing HTTP access trends and its application to address cache design

by: [M. Aka, H. Takemoto](#) - - IEEE Transactions on - 1993 - [ieeexplore.ieee.org](#)

... Summary. This paper proposes the Dual Zipfian Model addressing how to describe HTTP access trends in large-scale data communication networks, and discusses how to design the capacity of address cache tables in an edge router of the networks ...

[Cited by 10](#) - [Related articles](#) - [Citation](#) - [BibTeX](#) - [All 2 versions](#)

IPv6 integration and coexistence strategies for next-generation networks

by: [I. Fagundes, P. Werner](#) - - Communications - 2004 - [ieeexplore.ieee.org](#)

... GRE tunnel regular communication tunnel technique only. Management overhead, address, GRE tunnel implementation is rarely available on hosts. Dual stack router. Tunnel endpoints can be secured using IPv6/IPv6 Required with IS-IS for IPv6 is configured over a tunnel ...

[Cited by 40](#) - [Related articles](#) - [BibTeX](#) - [All 2 versions](#)

MIDI address converter and router

by: [Clemon](#) - US Patent 4 777 867 - 1988 - Google Patents

... The amount to be added or subtracted to a MIDI address is input to the Adder as ... be loaded into the transmitter buffer of the UART 55 which begins transmission to the router at the ... The toggle flip flops used in the Controller may be implemented from 74HC00 dual binary counters ...

[Cited by 28](#) - [Related articles](#) - [All 2 versions](#)

Deal inter-router dual-function energy and area-efficient links for network-on-chip (NoC) architectures